发明名称 DUAL FUNCTION ERROR CORRECTING SYSTEM
摘要 <p>SA980033 DUAL FUNCTION ERROR CORRECTING SYSTEM A dual function cyclic code error correcting method and system are disclosed for correcting from a single syndrome byte a random single-bit error which occurs in a multi-byte data word or, alternatively, correcting a multi-bit error in one byte of the data word by providing an indication of the location of the byte in error, and employing the same syndrome byte to determine the error pattern of the multi-bit error so the multi-bit error can be corrected. The method involves non-zero syndrome processing steps which comprise a first series of steps which function to determine if the non-zero syndrome correlates to a 1-bit error in one of the byte positions of the data word being protected, and if so, to automatically correct the single-bit error by processing the entire byte containing the single-bit error. If no correlation of the syndrome byte is established with a singlebit error, then the byte position in the data word of the multi-bit error is used during a second series of steps to process the same non-zero syndrome byte to determine the pattern of the multi-bit error in the defective byte so that the pattern can be employed to correct the defective byte. The method and apparatus disclosed also identify the location of repetitive multi-byte errors by generating a byte parity vector for each data word and using these byte parity vectors to identify the location in each data word of repetitive errors of the multi-bit type.</p>
申请公布号 CA1159959(A) 申请公布日期 1984.01.03
申请号 CA19810385497 申请日期 1981.09.09
申请人 INTERNATIONAL BUSINESS MACHINES CORPORATION 发明人 PATEL, ARVIND M.
分类号 H03M13/19;(IPC1-7):G06F11/10;G06F11/08 主分类号 H03M13/19
代理机构 代理人
主权项
地址