发明名称 DIGITAL AGC CIRCUIT
摘要 PURPOSE:To attain quick response even to a signal having much noise, by detecting whether the input level exceeds the dynamic range or not in the operating processing section in the AGC circuit and providing an AND circuit, an exclusive OR circuit and a delay element. CONSTITUTION:The gain of a variable amplifier 1 is set to the state close to the maximum gain when a signal (i) is ''0''. Since a signal having a large level is inputted after the signal (i) goes to ''1'', a level exceeding the dynamic range is inputted to the input of an operation processing section 5, the output of a comparator 5-3 goes to ''1'' and a signal (j) goes from ''0'' to ''1''. The output (k) of the exclusive OR circuit 11 goes to ''1'', an FF9 is reset and the output (i) goes to ''0'' gain. As a result, an output (d) of a comparator 3 is inputted to an up-input of an up-down counter 7, the counter 7 is counted up in the period of a clock input signal (a), resulting that the gain of the variable amplifier 1 is decreased to the normal state quickly.
申请公布号 JPS58184812(A) 申请公布日期 1983.10.28
申请号 JP19820067901 申请日期 1982.04.22
申请人 NIPPON DENKI KK 发明人 HOSOKAWA TSUTOMU
分类号 H03G3/20 主分类号 H03G3/20
代理机构 代理人
主权项
地址
您可能感兴趣的专利