发明名称 METHOD OF MAKING A BIT LINE IN A RAM STRUCTURE AND RAM WITH SUCH BIT LINE
摘要 A bit line (46) for a dynamic random access memory (RAM) structure is formed of materials selected from the groups consisting of polycrystalline silicon, a metal silicide, and/or a metal. The polycrystalline silicon (40) contacts at least a portion of the drain region (37) of an FET in each of a plurality of cells of the RAM structure via a self-aligned contact. When the selected material is polycrystalline silicon (40) and a metal silicide (41), the conductor bit (46) line is continuous extending along the drain regions (37). When the method is selected, segments (56) of polycrystalline silicon, possibly covered by metal silicide, are formed and electrically connected to each other by overlapping metal segments (57).
申请公布号 EP0054129(A3) 申请公布日期 1983.08.24
申请号 EP19810108563 申请日期 1981.10.20
申请人 INTERNATIONAL BUSINESS MACHINES CORPORATION 发明人 SHEPARD, JOSEPH FRANCIS;TSANG, PAUL JAMIN
分类号 H01L27/10;H01L21/28;H01L21/768;H01L21/82;H01L21/8242;H01L23/532;H01L27/108;H01L29/78;(IPC1-7):01L23/52;01L27/10;11C11/24 主分类号 H01L27/10
代理机构 代理人
主权项
地址
您可能感兴趣的专利