发明名称 Power failure detection and control circuit
摘要 A circuit is provided for detecting a low power condition which is undesirable and effectively turns off a computer system to prevent incorrect operation thereof. The circuit does not turn on the computer system until the correct power condition is achieved. The circuit is also sensitive to the power condition to establish the time duration permissible for causing the computer system to be turned off.
申请公布号 US4394702(A) 申请公布日期 1983.07.19
申请号 US19800205887 申请日期 1980.11.10
申请人 SPERRY CORPORATION 发明人 BOOTHE, GUY
分类号 G06F1/30;H02H3/24;(IPC1-7):H02H3/24 主分类号 G06F1/30
代理机构 代理人
主权项
地址