发明名称 SOLID LAMINATED ELECTRONIC CIRCUIT PART
摘要 PURPOSE:To reduce floating capacity by a method wherein the insulated layers with low dielectric constant are provided on a space between the surface electrode and terminal of a part troubled by the floating capacity and a dielectric. CONSTITUTION:A conventional laminated capacitor is formed making use of the electrodes 1, 2 made of TiO2 3 and Ag as well as the terminals T1, T3. In this case, the floating capacity between the terminals T5, T6 and the capacitors C2, C1 is emarkably reduced by providing the insulated layer 4 with low dielectric constant such as glass, aluminum etc. The floating capacity may be remarkably reduced by the series connection between the floating capacity C02 and the capacity C' in the layer 4 in case there is no insulated layer 4. A solid laminated electronic circuit with excellent properties may be formed even on a substrate with high dielectric constant when an insulated layer with low dielectric constant is provided on the space between a leadless terminal not connected to internal electrode and a side of laminated dielectric provided with a terminal as desribed so far.
申请公布号 JPS58118130(A) 申请公布日期 1983.07.14
申请号 JP19810213214 申请日期 1981.12.30
申请人 MATSUSHITA DENKI SANGYO KK 发明人 TAKADA MASAAKI;SASAKI SHIYUNSUKE
分类号 H01L23/50;H01G4/30;H01L23/12;H05K1/16;H05K1/18 主分类号 H01L23/50
代理机构 代理人
主权项
地址