发明名称 PULSE WIDTH CONVERTING SYSTEM
摘要 PURPOSE:To eliminate the effect on a waveform due to a clear pulse, by providing the 2nd decoding section receiving the output of a counter group and forming the counter clear pulse different from the phase of an output waveform with an output of the 2nd decoding section. CONSTITUTION:An input pulse IP is applied to a set terminal S of an R-SFF11, and an output terminal Q of the FF11 is connected to a clear terminal CLR of a counter group 12. An external clock signal ECK is applied to a clock terminal CLK of the counter group 12 and its output is applied to the 1st and 2nd decoding sections 13, 14. A prescribed width of pulses are obtained at the 1st decoding section 13 when the counter group 12 is a prescribed state. An output of the counter group 12 is applied to the 2nd decoding section 14, when the output pulse is delayed for a prescribed time with respect to the output pulse of the decoding section 13.
申请公布号 JPS58114522(A) 申请公布日期 1983.07.07
申请号 JP19810209776 申请日期 1981.12.28
申请人 FUJITSU KK 发明人 TOMIZAWA SHINICHI;TANIGUCHI TOORU;NAKAMURA SHIGERU
分类号 H03K5/00;(IPC1-7):03K5/00 主分类号 H03K5/00
代理机构 代理人
主权项
地址