发明名称 FREQUENCY-VOLTAGE CONVERTER
摘要 PURPOSE:To avoid a faulty operation of a cylinder motor, by detecting the missing of a horizontal synchronizing signal, and then using this detected output to gate the sampling pulse. CONSTITUTION:When a decoded synchronizing signal (a) has a missing, the ''L'' level period is increased for an output signal (b) of a monostable-multivibrator 1. A monostable-multivibrator 9 is triggered at the fall edge of the signal (b), and the fall edge of a produced signal (g) is set so that the signal (b) may kept at an ''H'' level in the normal state. However, the output Q of a D-FF7 is inverted to an ''L'' level since the signal (b) attains an ''L'' level. As a result, an AND gate 8 closes to produce no sampling signal (j). As a result, the previous sampling voltage is held even through the signal (a) is missed due to the noise.
申请公布号 JPS5871720(A) 申请公布日期 1983.04.28
申请号 JP19810170015 申请日期 1981.10.26
申请人 HITACHI SEISAKUSHO KK 发明人 OKAMOTO CHIKAYUKI;KOBORI YASUNORI;FUKUSHIMA ISAO;GOTOU KATSUHIKO
分类号 H03K9/06;(IPC1-7):03K9/06 主分类号 H03K9/06
代理机构 代理人
主权项
地址