发明名称 |
DATA TRANSMISSION CIRCUIT |
摘要 |
A data transmission circuit for CMOS dynamic random access memory devices having a data input buffer for converting TTL input data signals to CMOS logic level data signals and providing true and complement data signals on a pair of data bus lines, a pair of transmission gates for transmitting the true and complement data signals to a pair of true and complement I/O bus lines comprising a pair of similar constitutional I/O bus line pull-up or pull-down circuits between the output lines of the transmission gates and the I/O bus lines for making logic operations on the data bus lines. The I/O bus lines alternate at the time of a writing operation and a I/O bus line equalizing circuit is connected between the true and complement I/O bus lines for equalizing the pair of the I/O bus lines at a high speed, before or after a writing cycle. |
申请公布号 |
JPS639098(A) |
申请公布日期 |
1988.01.14 |
申请号 |
JP19870159934 |
申请日期 |
1987.06.29 |
申请人 |
SAMUSAN SEMICONDUCTOR & TELECOMMUN CO LTD |
发明人 |
SAN MO SO |
分类号 |
G11C11/409;G06F13/38;G11C11/401;G11C11/4096;G11C11/417;G11C29/00;G11C29/12;G11C29/34;H03K3/012;H03K3/356 |
主分类号 |
G11C11/409 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|