发明名称 SYSTEM TROUBLE DETECTION SYSTEM
摘要 PURPOSE:To speedily deal with a trouble, and to detect a trouble state before a system trouble occurs, by securing information before trouble occurrence in advance. CONSTITUTION:In a trouble occurs and no pulse is applied to a reset terminal 2 at reset timing t1, a timer circuit 100 counts up continuously. Then, a pulse 3P appears at the output 3 of the timer 200 at t2 and the pulse starts an interruption source circuit 300 and a display circuit 400. Consequently, the circuit 300 interrupts a program being executed and makes a jump to a prescribed address. At this jump destination, an instruction for fetching a system state is set to store the address of the interrupted instruction and the system state in a system area. Further, the circuit 400 performs lamp display and sounding for warning, and thus generates an output to input and output equipment to report the fault state before its occurrence.
申请公布号 JPS5868163(A) 申请公布日期 1983.04.22
申请号 JP19810165752 申请日期 1981.10.19
申请人 HITACHI SEISAKUSHO KK 发明人 ITOU TAKESHI
分类号 G06F11/16;G01R31/319;G06F9/00;G06F11/30 主分类号 G06F11/16
代理机构 代理人
主权项
地址