发明名称 CACHE MEMORY USING A LOWEST PRIORITY REPLACEMENT CIRCUIT
摘要 <p>A data processing system having a processor (101) main memory (102), and a cache memory system (100) which implements the earliest prior use replacement algorithm in replacing cache memory words with main memory words. The cache memory system is comprised of a cache control circuit (103) and a plurality of cache memories (107-109). Each cache memory stores cache memory words having a similar time usage history. The first cache memory contains cache memory words which were more recently used than the cache memory words in the second cache memory, and the second cache memory contains cache memory words which were more recently used than the cache memory words in the third cache memory. When a main memory word must be transferred to the cache memory, the main memory word is stored in the first memory; and the first cache memory word having had the earliest prior use is stored in the second cache memory, etc. These operations maintain the proper time usage history of the cache memories.</p>
申请公布号 WO1983001323(A1) 申请公布日期 1983.04.14
申请号 US1982001294 申请日期 1982.09.22
申请人 发明人
分类号 主分类号
代理机构 代理人
主权项
地址