发明名称 DETECTING CIRCUIT OF FRAMING CODE
摘要 PURPOSE:To reduce significantly the packet dropout caused by the disturbance of the impulse noise, etc., by using a pseudo detecting pulse which is delivered with the same timing as a framing code detecting pulse and has the inertia characteristics. CONSTITUTION:The data converted into parallel forms through a sampling circuit 34 are fed successively to a framing code detecting part 61. The part 61 compares the set data with the input data, and the pulse is fed to a gate circuit 62 when an agreement is obtained through the comparison. The output of the circuit 62 is supplied to AND circuits 66 and 67 as well as to the 3rd counter 71. The output of the circuit is imputted to the counter 66, and the output of circuit 67 is inputted to the counters 69 and 70. The output of the counter 69 is applied to a 364-notation counter 75, and the output of the counter 75 is fed to a dummy framing code detecting pulse producing part 76. The part 76 produces a pseudo detecting pulse with the same timing as the ordinary framing code detecting pulse.
申请公布号 JPS5840988(A) 申请公布日期 1983.03.10
申请号 JP19810139336 申请日期 1981.09.04
申请人 TOKYO SHIBAURA DENKI KK 发明人 TANABE TOSHIYUKI;MATSUSHITA AKIRA
分类号 H04N7/025;H04L7/08;H04N7/03;H04N7/035 主分类号 H04N7/025
代理机构 代理人
主权项
地址