发明名称 OUTPUT PORT SYSTEM
摘要 PURPOSE:To supply data signals in a bit to plural output ports by supplying a data latch signal to only one latch circuit selected by an address signal in accordance with the generation of a strobe signal. CONSTITUTION:An address signal from an output port circuit 1 is supplied to an address decoder 2 and a strobe generating circuit 5 and a data signal DS is supplied to each latch circuit 3 in parallel. When the address signal is changed, a strobe signal SS is supplied from the strobe generating circuit 5 to the address decoder 2. A data latch signal DLS is supplied from the address decoder 2 to a latch circuit 3 selected by the address signal AS in accordance with the generation of the strobe signal SS to make the latch circuit 3 latch the data signal DS generated at that time. Consequently the data signal from the output port circuit 1 is transferred to an output port 4.
申请公布号 JPS5831407(A) 申请公布日期 1983.02.24
申请号 JP19810128683 申请日期 1981.08.19
申请人 CANON KK 发明人 NAGASHIMA SUNAO
分类号 G06F13/12;G05B15/02;G06F13/42 主分类号 G06F13/12
代理机构 代理人
主权项
地址
您可能感兴趣的专利