发明名称 STEP-OUT DETECTING SYSTEM OF FEEDBACK TYPE PHASE CONTROLLING CIRCUIT
摘要 PURPOSE:To detect step-out, and to generate an alarm information immediately and exactly, by detecting the case when a reference pulse and a feedback pulse do not appear alternately and regularly in an input of a phase comparing circuit. CONSTITUTION:To an AND circuit 10, a reference pulse of a phase comparator 1 and an output of Q are inputted through a delaying circuit 12. To a circuit 11, a feedback pulse and an output of -Q are inputted through a delaying circuit 13. To an OR circuit 9, outputs of the circuits 10, 11 are inputted. In case when a feedback type phase controlling circuit (hereinafter called a PLL circuit) is normal, a time difference between the reference pulse and the feedback pulse is controlled so as to become almost constant, and the circuits 10, 11 generate no output. If an abnormal state occurs, an output is generated in the circuit 10 or 11, and it is sent out as an alarm signal through the circuit 9. Accordingly, it is possible to detect such an abnormal state as step-out and to generate an alarm exactly and immediately without being influenced by a variation of an electric power supply.
申请公布号 JPS5830237(A) 申请公布日期 1983.02.22
申请号 JP19810128352 申请日期 1981.08.17
申请人 FUJITSU KK 发明人 AKIBA TADASHI;MORIKAWA HISASHI
分类号 H03L7/095 主分类号 H03L7/095
代理机构 代理人
主权项
地址