发明名称 PULSE VOLTAGE GENERATING CIRCUIT
摘要 PURPOSE:To eliminate losses for synthesizing a bias voltage and a pulse voltage, by constituting a pulse voltage generating circuit and a bias voltage generating citcuit with one circuit. CONSTITUTION:When a bias voltage controlling signal PB is inputted, a power supply voltage VBH is divided at a dividing tatio controlling citcuit 73 and a bias voltage VBB is generated. At the period when the bias voltage controlling signal PB is inputted, if a pulse voltage controlling signal PH is inputted, the pulse voltage VBH is generated at a dividing ratio controlling circuit 74. In this case, since the power supply voltage is VBH, the voltage dividing ratio is set to 1. Thus, since a superimposing voltage between the bias and pulse voltages is outputted from an output terminal 77 of a pulse voltage generating circuit 70, the losses for synthesizing these two voltages can be eliminated.
申请公布号 JPS5827426(A) 申请公布日期 1983.02.18
申请号 JP19810125221 申请日期 1981.08.12
申请人 HITACHI SEISAKUSHO KK 发明人 SAGAWA AKIO;IZAKI NAOYUKI;SUZUKI MASAYOSHI;MATSUDA YASUMASA
分类号 H03K17/735;A61B8/00;G01N29/04;H02M1/08;H03K5/00;H03K5/02 主分类号 H03K17/735
代理机构 代理人
主权项
地址