发明名称 TIME RANDOM NUMBER GENERATOR
摘要 PURPOSE:To easily obtain a random signal by delaying a timing signal in accordance with the output of a random number generating circuit. CONSTITUTION:When a start signal t3 is inputted, a timing generating circuit 1 generates timing signals t2 and t1. Every time the timing signal t2 is inputted, a random number generating circuit 2 generates and sends n-bit random numbers ar0-arn-1 to a counter 3a. The counter 3a and a gate 36 form a delay circuit; every time the timing signal t1 is inputted, a random number is set and when a clock signal phi is counted down until the contents reach 0, an output tr is generated. The delay time from the input of the timing signal t1 to the generation of the output tr varies with the random number, so a random number is obtained.
申请公布号 JPS57197912(A) 申请公布日期 1982.12.04
申请号 JP19810082738 申请日期 1981.05.29
申请人 SHARP KK 发明人 ISHIKAWA HIROSHIGE
分类号 H03K3/84;(IPC1-7):03K3/84 主分类号 H03K3/84
代理机构 代理人
主权项
地址