发明名称 ERROR DETECTING SYSTEM
摘要 PURPOSE:To decrease the number of hardwares such as parity ROMs, etc. and to realize reduction of cost, by checking the destruction of the ROM, etc. through a CPU and preventing the runaway of program. CONSTITUTION:A CPU41 clears the area of an RAM45 and then carries out a calculation based on a program of a several tens bits within an ROM44 so that the exclusive ORs are turned into horizontal parties in the entire range of the ROM44. After this, the flag showing whether the start time or not within the RAM45 is read out to decide ''start time'' or not. Then the CPU41 calculates the exclusive OR as mentioned above and stores the result of calculation into a register different from that into which the result of the exclusive OR is stored when the system is started. The CPU41 decides the start time or not by referring to the flag showing the start time within the RAM45.
申请公布号 JPS57174748(A) 申请公布日期 1982.10.27
申请号 JP19810060466 申请日期 1981.04.20
申请人 TOKYO SHIBAURA DENKI KK 发明人 MATSUNOSHITA JIYUNICHI
分类号 G06F11/10;G06F11/00 主分类号 G06F11/10
代理机构 代理人
主权项
地址