发明名称 MOS SEMICONDUCTOR MEMORY DEVICE
摘要 PURPOSE:To enable writing and erasing with low voltage by forming an MOS region for writing and erasing to a floating gate through a tunnel barrier film and an MOSFET connected to the gate. CONSTITUTION:A floating gate 6 is formed through a tunnel barrier film 5 of 20-200Angstrom and the first gate electrode 8 is formed through the second insulating film 7 on the N<+> type region 4 of a P type Si substrate 1 to form an MOS region for writing and erasing, and an MOSFET region made of a source 2, a drain 3 and a gate electrode 10 is formed, the electrode 10 and the gate 6 are electrically connected, and the conductivity of the channel of the MOSFET is varied by the charge stored in floating. In this manner, the writing and erasing with low voltage and high speed can be performed.
申请公布号 JPS57162371(A) 申请公布日期 1982.10.06
申请号 JP19810046691 申请日期 1981.03.30
申请人 SUWA SEIKOSHA KK 发明人 IWAMATSU SEIICHI
分类号 H01L21/8247;H01L29/788;H01L29/792 主分类号 H01L21/8247
代理机构 代理人
主权项
地址