PERFECCIONAMIENTOS EN APARATOS SEMICONDUCTORES QUE INCLUYEN UNA RED PARA REGENERAR EL ESTADO DE MEMORIA DE CELULAS DE MEMORIA DE CAPACITOR SEMICONDUCTOR.

摘要

This invention involves a capacitor memory cell (CS) of, typically the metal-oxide-semiconductor (MOS) capacitor type, which is accessed for reading and writing by means of an access network connected to the memory cell through a gating transistor (T1), and which is provided with an independent refresh network for maintaining the memory state of the cell in the absence of an access writing signal. The refresh network includes a pair of MOSFET (Metal Oxide Semiconductor Field-Effect Transistors) transistors (T2, T3) connected between the MOS capacitor and an A.C. refresh line which is independent of the electrical access network. Either a "full" or "empty" capacitor memory state, binary digital 1 or 0, respectively, is maintained without the need for interrupting the reading and writing of the MOS capacitor.