发明名称 FEEDBACK TYPE ARITHMETIC UNIT
摘要 PURPOSE:To extremely decrease the number of circuits by making use of a phenomenon where only two element circuits are working in parallel with each other at the same time point by providing only two element arithmetic circuits. CONSTITUTION:The input data is given to an input/output data port 1 together with a start trigger applied to a delay circuit 2. Thus, a 1st latch circuit train 3 is enable and the input data 4 and a 1st control signal 5 are applied to a 1st element arithmetic circuit 6 for start of an arithmetic operation. When this arithmetic operation comes near the end, the train 3 is held and a 2nd latch circuit train 7 is enable. Then, the arithmetic result is led to a 2nd element arithmetic circuit 8 and an arithmetic operation designated by a 2nd control signal 9 supplied concurrently with the signal 5 is carried out. The circuit 2 has the changes exactly equal to those changes of the peripheral temperatures as well as the delay times of both element arithmetic circuits 6 and 8. As a result, the circuit always has the normal working with no waiting time.
申请公布号 JPS63197216(A) 申请公布日期 1988.08.16
申请号 JP19870030324 申请日期 1987.02.12
申请人 MATSUSHITA ELECTRIC IND CO LTD 发明人 KADOTA HIROSHI
分类号 G06F9/38;G06F7/00;G06F7/44;G06F17/16 主分类号 G06F9/38
代理机构 代理人
主权项
地址