发明名称 Logic test system permitting test pattern changes without dummy cycles
摘要 A system for testing logical devices, in which a pattern file is used to store numerous test patterns, each of which includes both an input pattern, which is provided as an input to the device under test, and an expected value pattern, which is compared with the actual output of the device under test to ascertain whether malfunction has occurred. By accessing the pattern file at various addresses, different test patterns can selectively be applied to the device in a test. A command file includes instructions for controlling the sequence in which the various test patterns included in the pattern file are accessed, and an operand file includes data which may be required for carrying out the instructions contained in the command file. Index, stack point, and subroutine return registers are also used to execute the instructions which may be contained in the command file. In addition, provision of a mask data address file with associated structures permits similarly controlled selection of which terminals of the logical device under test are to be tested or disregarded. Thus, by executing a sequence of instructions which are stored in the command file, a very large number of possible test sequences can be executed, without ever interrupting the sequence of input patterns which are applied to the device under test.
申请公布号 US4313200(A) 申请公布日期 1982.01.26
申请号 US19790069345 申请日期 1979.08.24
申请人 TAKEDA RIKEN KOGYO KABUSHIKIKAISHA 发明人 NISHIURA, JUNJI
分类号 G01R31/319;(IPC1-7):G06F11/22 主分类号 G01R31/319
代理机构 代理人
主权项
地址