发明名称 CURRENT MILLER CIRCUIT
摘要 PURPOSE:To eliminate the error of the ratio between an input current and output current due to a base current, by constituting a current Miller circuit by combining bipolar transistors with FET. CONSTITUTION:In the current Miller circuit, the emitters of the 1st and 2nd bipolar pnp (or npn) transistors TRQ6 and TRQ7 whose bases are connected mutually are connected to the common terminal and current source Ic and p (or n) channel FETF1 is connected at the source to the connection point of the bases of TRs Q6 and Q7; and the gate of FETF1 and the collector of TRQ6 are connected together as an input terminal, the drain is connected to voltage source V1, and the collector of TRQ7 is used as an output terminal. Current I1 is equal to Ic6-IG. In this case, IG is extremely small in general. Therefore, I1 may be equal to Ic6. Further, current I2 is determined by emitter area ratio 1:n of TRs Q6 and Q7, so that I2=nIc6. Therefore, I2=nI1 and there is no error.
申请公布号 JPS56137717(A) 申请公布日期 1981.10.27
申请号 JP19800040882 申请日期 1980.03.28
申请人 NIPPON ELECTRIC CO 发明人 INUZUKA TERUO
分类号 H03F3/343;G05F3/26;H03F3/34;H03F3/347 主分类号 H03F3/343
代理机构 代理人
主权项
地址