| 摘要 |
An integrated logic circuit with complementary transistors which is constructed from cells which form reproductions of logic equations, in which each cell has at least three transistors arranged one next to the other in a row and three complementary transistors arranged one next to the other. Series arrangements of transistors or transistor circuits in one row corrugated to parallel arrangements of transistors or transistor circuits in the other row. This arrangement results in compact layouts which are easy to design with computer assistance. The arrangement is particularly useful for MSI and LSI circuits. |
