发明名称 SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE
摘要 PURPOSE:To reduce cost by integrating circuit based on master M/slave S type filpflop in an island regions as small as possible and decreasing a chip area. CONSTITUTION:Q7 for FF, Q16 for transfer gate and Q6, Q15 for setting are formed into a multioutput element of composite structure and likewise, a multioutput element 11 is constituted of Q8, Q11, Q9 and Q12. These two multioutput elements are paired. One piece of collector is connected to the other base through the intermediary of an emitter follower to prepare one piece of flipflop. In the same manner, multioutput elements 12, 13 are formed with Q13-Q10, Q14-Q5 respectively, and the other flipflop is prepd. with this pair. The remaining collectors of each FF are mutually connected to the prearranged corresponding outputs to prepare M/S type FF. As a result of the composition in this manner Q1-Q3 and Q2-Q4 are combined into one piece of a switching element 14, 15 and a power source is switched to M/ S type FF. With this constitution, it is possible to integrated all multioutput elements into a single island region, thus significantly reducing the chip occupancy area of M/S type FF.
申请公布号 JPS56120159(A) 申请公布日期 1981.09.21
申请号 JP19800022918 申请日期 1980.02.26
申请人 TOKYO SHIBAURA ELECTRIC CO 发明人 SHIMIZU SHIYOUICHI
分类号 H01L21/822;H01L21/331;H01L21/761;H01L21/8222;H01L21/8226;H01L27/04;H01L27/082;H01L29/73;H03K3/289 主分类号 H01L21/822
代理机构 代理人
主权项
地址