发明名称 VERTICAL DEFLECTING CIRCUIT
摘要 PURPOSE:To obtain a very good vertical deflection characteristic, by multiplying a parabola correction wave signal from a parabola wave generating integrator by a slant wave signal by a linear multiplier and by differentiating the output of the linear multiplier. CONSTITUTION:Slant wave generator 10 transmits linear slant wave 12 in response to vertical synchronizing signal 14. Said wave 12 is applied to speed correction integrator 16 and linear multiplier 18. Multiplier 18 multiplies slant wave 12 and parabola correction wave 20 generated from parabola wave generation integrator 22. Output signal 30 of multiplier 18 is differentiated by 32, and vertical deflection rate components in the output are attenuated by capacitor 34. As a result, nonlinearity of scanning caused by carrier wave field through is prevented, and spool distortion correcting voltage signal 36 is output from capacitor 34 and is sent to deflecting amplifier 42. Thus, a very good vertical deflection characteristic is obtained.
申请公布号 JPS56119577(A) 申请公布日期 1981.09.19
申请号 JP19810012178 申请日期 1981.01.29
申请人 HEWLETT PACKARD YOKOGAWA 发明人 MIKAERU RAMUZEI;WAREN PURATSUTO
分类号 H04N3/23;H04N3/233 主分类号 H04N3/23
代理机构 代理人
主权项
地址