发明名称 FAULT TOLERANT BUBBLE MEMORY DEVICE
摘要 In a field access type bubble memory system using a major loop minor loop organization, additional redundant minor loops are included in each memory device so that defective minor loops may be disregarded and the memory retain its nominal capacity. Thus, the total number of minor loops is in excess of the nominal capacity. A stationary register is formed integrally with the major loop by coupling bubble idlers directly to the major loop bubble propagation path. The stationary register has as many register positions as the total number of minor loops coupled to the major loop. An appropriate binary code identifies in the appropriate register location the corresponding minor loop which is defective, including nominally defective minor loops, if necessary, so that a number of minor loops equal to the nominal capacity of the memory are identified as good. Each time the memory is accessed, the contents of the stationary register are accessed, nondestructively, and read into and combined with the contents of the major loop on an every other one basis. Appropriate logic identifies which minor loop is to receive data and those minor loops from which data can be read. A single conductor can be used to control access from both the stationary register and the minor loops to the major loop or separate conductors may be used for the stationary register and the minor loops.
申请公布号 AU4561279(A) 申请公布日期 1981.06.18
申请号 AU19790045612 申请日期 1979.04.02
申请人 CONTROL DATA CORP. 发明人 G.P. BONNIE;W.J. MCGINNIS
分类号 G11C19/08;G11C29/00 主分类号 G11C19/08
代理机构 代理人
主权项
地址