发明名称 JUNCTION TYPE FIELD EFFECT TRANSISTOR
摘要 PURPOSE:To reduce the generation of noises by providing embeded regions located at the portions under source and drain regions in forming the J-FET so that they are positioned as closely as possible to a substrate, and confining the current path between the source and drain regions mostly to the embeded regions. CONSTITUTION:An N type layer which is to become a channel region 2 is grown on a P type semiconductor substrate 1, a P type diffused region 6 which intrudes into the substrate 1 is provided, thereby the channel region 2 is separated in an island shape. Then, an N<+> type source region 4, a drain region 5, and a P type gate region 3 located between the regions 4 and 5 are diffused and formed in said region 2. Thereafter, all the surface is covered by an oxide film 7, windows are provided, electrodes 4a and 5a are deposited on the region 4 and 5, respectively, thereby the J-FET is formed. In this constitution, N<+> embeded retions 8 are provided at the locations under the regions 4 and 5 in the region 2, respectively, so that said positions are located as closely as possible with respect to the surface of the substrate 1. Therefore, the same effect as shortening the distance between the regions 4 and 5 is attained, and the high-frequency characteristics are improved.
申请公布号 JPS5629374(A) 申请公布日期 1981.03.24
申请号 JP19790104663 申请日期 1979.08.17
申请人 NIPPON ELECTRIC CO 发明人 TOBINAGA YOSHIICHI
分类号 H01L29/80;H01L21/337;H01L29/808;(IPC1-7):01L29/80 主分类号 H01L29/80
代理机构 代理人
主权项
地址