| 摘要 |
A resetting apparatus for an electronic timepiece wherein a frequency divider circuit having a logic circuit incorporating complimentary MOST is provided with a control means for resetting said divider circuit which is also connected to the input amplifier of said divider circuit to cut said input amplifier off.
|
