| 摘要 |
A high resolution fractional divider is responsive to a multi-bit divisor representative control word and a clock signal for developing an output signal having an average frequency of the form n-f, wherein n is an integer determined according to the most significant bits of the control word and f is a fraction determined according to the least significant bits of the control word.
|
