发明名称 STEREO DEMODULATING UNIT
摘要 PURPOSE:To prevent abnormal stereo demodulation with the sample pulse not in synchronizing with the pilot signal, by stopping stereo demodulation and outputting monaural when the stereo composite signal is weak. CONSTITUTION:When the IF level is low, PLL1 is impossible for the synchronism and the sample pulse not in synchronizing with the pilot signal is produced. Further, the IF level discrimination circuit 4 produces a fixed output. Thus, the sampling signal is not pulse but a fixed signal. With this sampling signal, the sample hold circuits 2, 3, are always in sample state with the output from the IF level discrimination circuit 4 independently of the sample pulse from PLL1, stereo demodulation is not made and the stereo demodulation signal is made, as it is, as right and left channel outputs.
申请公布号 JPS55149547(A) 申请公布日期 1980.11.20
申请号 JP19790042160 申请日期 1979.04.06
申请人 TOYO ELECTRONICS IND CORP 发明人 HIKITA JIYUNICHI
分类号 H04B1/16;H04H40/72 主分类号 H04B1/16
代理机构 代理人
主权项
地址