发明名称 MEMORY UNIT
摘要 PURPOSE:To reduce the number of times of refresh operation and to increase the performance of processor, by monitoring the access from the processor. CONSTITUTION:The content of the refresh address register 20 is added 260, and the refresh address information among the address information given from the processor 10 is compared 280 with the content of the register 270 and the refresh time interval is monitored with the timer 290. Further, when the content of comparison is in agreement, the content of the register 270 is renewed with the output of the adder 260, and when the content of the timer 290 indicates there is no margin in the refresh time, the content of the register 270 refreshes 200 the memory element 240.
申请公布号 JPS55132594(A) 申请公布日期 1980.10.15
申请号 JP19790040190 申请日期 1979.04.03
申请人 NIPPON ELECTRIC CO 发明人 AKAGI MASANOBU
分类号 G11C11/406 主分类号 G11C11/406
代理机构 代理人
主权项
地址