发明名称 SIGNAL PROCESSOR
摘要 PURPOSE:To prevent occurrence of the distortion at the low-level output time by adding the digitized noise signal after the multiplying process of the digitized audio signal. CONSTITUTION:The digitized audio signals CHA and CHB are supplied to multipliers 7 and 8 each. On the other hand, the setting position information of variable resistances VRA and VRB are supplied to level tables 5 and 6 after A/D conversions 3 and 4 each. Then the adjustment level value delivered from tables 5 and 6 are supplied to multipliers 7 and 8, and the result receives addition at adder 9. Here the output of adder 9 is added at adder 10 with the output of noise generator 11 which generates the digitized noise to be delivered as CHO after cutting down or rounding into the necessary bit number. In such way, the distortion caused by the bit cut- down process or the like at the low-level output time can be prevented.
申请公布号 JPS55117319(A) 申请公布日期 1980.09.09
申请号 JP19790024843 申请日期 1979.03.02
申请人 MATSUSHITA ELECTRIC IND CO LTD 发明人 WADA RIYOUICHI;SENOO TAKANORI
分类号 H03F3/181;H03G3/00;H03G3/02 主分类号 H03F3/181
代理机构 代理人
主权项
地址