发明名称 OUTPUT UNIT FOR SEMICONDUCTOR INTEGRATED CIRCUIT
摘要 PURPOSE:To make a test by generating logic level [1] or [0] in a needed state and at a needed point in time from a buffer circuit driving an external connection circuit connected to LSI according to a control signal obtained by a control circuit. CONSTITUTION:When testing clocks are inputted to controller 11, output circuits A and B generate logic [0] or [1]. When logic [0] or [1] is transferred to output circuit B, control signal D transferred from logic circuit 10 can control tri-state 14 to high impedance or low impedance. When logic [0] or [1] is transferred to output circuit A, information signal C transferred from logic circuit 1 makes it possible to obtain logic [0] or [1] from exclusive-OR circuit 12-1 corresponding to the input.
申请公布号 JPS5588149(A) 申请公布日期 1980.07.03
申请号 JP19780162751 申请日期 1978.12.27
申请人 FUJITSU LTD 发明人 OGAWA MASAKI;KANEKO AKIRA
分类号 G06F11/22;G06F11/00;H03K19/00 主分类号 G06F11/22
代理机构 代理人
主权项
地址