发明名称 INPUT CLAMPING CIRCUIT
摘要 PURPOSE:To accomplish sufficient protection of the internal circuits against excessive input level by arranging a static breakdown checking element and an input clamping transistor in a circuit in such a manner that the emitter of the transistor is connected to the input terminal and the internal circuits while the collector thereof to the power source. CONSTITUTION:A clamping circuit is provided with a bonding pad BP, an n<+>- type diffused resistances 11 and 12, a static breakdown checking element 13 composed of a horizontal npn-transistor made up of an n<+>-type diffused region and a p-type semiconductor substrate and the like. It is also provided with a ground 14, a terminal 17 connected to the internal circuits, and an input clamping transistor 18 composed of a horizontal npn transistor made up of an n<+>-type diffused region and a substrate, a power supply terminal 19 and the like. With such an arrangement, the emitter of the transistor 18 is connected to the terminal 17 through a contact section ct while the collector thereof to the terminal 19 through the contact ct. Excessive input, if any, can be clamped while s small number of carrier dhecked from injection to the substrate.
申请公布号 JPS5572081(A) 申请公布日期 1980.05.30
申请号 JP19780146247 申请日期 1978.11.27
申请人 FUJITSU LTD 发明人 MIYASHITA TAKUMI;MIKOME KOUICHI;MURAKAMI TAKEJI;WATANABE YOSHIO;MATSUI TAKASHI
分类号 H03F1/52;H01L21/822;H01L21/8234;H01L27/02;H01L27/04;H01L27/06;H01L27/088;H01L29/78;H03F1/42 主分类号 H03F1/52
代理机构 代理人
主权项
地址