发明名称 System and method for accessing memory connected to different bus and requesting subsystem
摘要 A method and system for accessing a memory subsystem from a requesting subsystem connected to a first bus. The memory subsystem is connected to a second bus. A pair of adaptors coupled to each other by a cable are respectively connected to the first and second busses. The requesting subsystem has a plurality of input/output paths from which a memory message can be transmitted to the first bus. Each such transmitted memory message includes a source code identifying the address of the requesting subsystem on the first bus and a tag bit identifying the one of the input/output paths from which the memory message is transmitted. The first adaptor has the same address on the first bus as the memory subsystem has on the second bus and receives a memory message addressed to the memory subsystem. A second adaptor determines whether a response message from the memory is required by the memory message and, if so, stores the first source code and tag bit and inserts a second source code identifying the address of the second adaptor on the second bus and a second tag bit identifying the location of the stored source code and tag bit. The second adaptor then transmits the modified memory message to the memory subsystem. If a response message is required, the memory subsystem transmits the response message back to the second adaptor, which re-inserts the stored source code and tag bit and transmits the modified memory response message back to the requesting subsystem, which routes the modified response message to the input/output path determined by the first tag bit.
申请公布号 US4205373(A) 申请公布日期 1980.05.27
申请号 US19780908183 申请日期 1978.05.22
申请人 NCR CORP 发明人 SHAH, NIRANJAN S;TAYLOR, JAMES F
分类号 G06F13/36;G01H17/00;G06F12/06;G06F13/16;G06F13/40;(IPC1-7):G06F13/00;G06F3/04 主分类号 G06F13/36
代理机构 代理人
主权项
地址