发明名称 PHASE LOCKED LOOP
摘要 <p>A phase locked loop includes a variable frequency oscillator, a phase comparator for comparing the phase between an output signal derived prom the variable frequency oscillator and a reference signal and for generating a control signal is response to the phase difference of both of signals so as to control the variable frequency oscillator, an indicator for indicating the phase difference of both the signals, and a control circuit for varying the frequency of the variable frequency oscillator.</p>
申请公布号 CA1077144(A) 申请公布日期 1980.05.06
申请号 CA19770274618 申请日期 1977.03.23
申请人 SONY CORPORATION 发明人 OHSAWA, MITSUO
分类号 H03D3/02;H03D1/22;H03L7/08;(IPC1-7):03B3/04 主分类号 H03D3/02
代理机构 代理人
主权项
地址