发明名称 Amplifier with muting circuit
摘要 An amplifier comprises a signal amplifying circuit connected between a signal input terminal and a signal output terminal, a DC power supply, a voltage regulating circuit connected between the DC power supply and the amplifying circuit, a muting circuit connected between the amplifying circuit and the output terminal, and a detecting circuit for detecting a voltage difference between the input and output of the voltage regulating circuit and correspondingly controlling the muting circuit to mute the output signal from the amplifying circuit when the detected voltage difference becomes less than a predetermined value, for example, when the DC power supply is turned-off.
申请公布号 US4181895(A) 申请公布日期 1980.01.01
申请号 US19780934036 申请日期 1978.08.16
申请人 SONY CORP 发明人 YOSHIDA, TADAO
分类号 H03F1/00;B60K26/00;H03F1/30;H03F1/52;H03G3/34;H04B1/10;(IPC1-7):H03G3/30 主分类号 H03F1/00
代理机构 代理人
主权项
地址
您可能感兴趣的专利