发明名称 HIGH SPEED BUFFER MEMORY SYSTEM WITH WORD PREFETCH
摘要 A data processing system includes a plurality of system units all connected in common to a system bus. The system units include a central processor (CPU), a memory system and a high speed buffer or cache system. The cache system is word oriented and comprises a directory, a data buffer and associated control logic. The CPU requests data words by sending a main memory address of the requested data word to the cache system. If the cache does not have the information, apparatus in the cache requests the information from main memory, and in addition, the apparatus requests additional information from consecutively higher addresses. If main memory is busy, the cache has apparatus to request fewer words.
申请公布号 AU4283878(A) 申请公布日期 1979.06.28
申请号 AU19780042838 申请日期 1978.12.22
申请人 HONEYWELL INFORMATION SYSTEMS INC 发明人 THOMAS F. JOYCE;THOMAS O. HOLTEY
分类号 F02B75/02;G06F12/08;G06F12/12 主分类号 F02B75/02
代理机构 代理人
主权项
地址