| 摘要 |
PURPOSE:To reject racing, to reduce number of components, and to make suitable for high frequency operation, by constituting the counter driven by a set of one phase clock pulse, thru the cascade connection by odd number of stages for FET circuits consisting of FET operating with the clock signal and that operating by the output signal, and thru the feedback by connecting the inverter circuit to the first stage and the final stage. |
