DELAYLESS TRANSISTOR LATCH CIRCUIT

摘要

Disclosed is a semiconductor circuit including a latching means operatively connected to an intermediate node between an input means and an output means for providing a latched output signal without introducing circuit delay due to the latching function.