| 摘要 |
PURPOSE:To obtain the memory cell consisting of high efficient capacity element and MIS transistor by constructing capacity element with adding the capacity of PN junction between double impurity loading areas procided on the semiconductor surface of capacity element to the capacity between the second opposite conductivity type area and electrode, and pilling every capacity up vertically against the surface. |
