Two phase clock synchronizing method and apparatus

摘要

A circuit for detecting and synchronizing an incoming signal to a reference clock wherein the incoming signal has a slightly lower frequency and may be variable in frequency with respect to the reference clock frequency. The output from this synchronizer will be stable during the first half-cycle of the reference clock and may vary during the second half-cycle of the reference clock.