发明名称 Memory patching circuit with repatching capability
摘要 A ROM patching facility is disclosed which permits any ROM address location containing defective information to be patched. New and updated program information is supplied to the system upon the detection of each address word that is to be patched. The disclosed equipment repatches one or more times a ROM address that has already been patched. Upon the detection of each such address, the program information associated with the most recent implemented patch is returned to the system. The disclosed equipment comprises a plurality of PROM decoders for detecting ROM addresses that are to be patched and for generating output signals representing each patched address, encoders for receiving the decoder output signals and for encoding each such signal into binary address information, and auxiliary memories controlled by the encoder address information for providing valid program information to the system upon each detection of a patched ROM address.
申请公布号 US4028684(A) 申请公布日期 1977.06.07
申请号 US19750622940 申请日期 1975.10.16
申请人 BELL TELEPHONE LABORATORIES, INCORPORATED 发明人 DIVINE, CHARLES HAMMAN;MORAN, JOHN CHRISTIAN
分类号 G11C17/00;G06F9/06;G06F9/22;G06F9/26;G06F9/445;G06F11/28;G11C29/04;(IPC1-7):G06F13/00 主分类号 G11C17/00
代理机构 代理人
主权项
地址