发明名称 MULTILAYER INTERCONNECTION BOARD
摘要 A printed circuit comprising a substrate, a first conductive circuit pattern thereon and an insulator on the first conductive circuit pattern. The insulator has a via hole which extends down to and is tapered toward the first conductive circuit pattern. A second conductive circuit pattern is formed on the side wall of the via hole and on a portion of the first conductive circuit pattern. The tapered via hole allows the second conductive circuit pattern to ensure excellent electrical contact with the first conductive circuit pattern.
申请公布号 JPS6318697(A) 申请公布日期 1988.01.26
申请号 JP19860162068 申请日期 1986.07.11
申请人 NEC CORP 发明人 INASAKA JUN
分类号 H05K3/46;H05K3/00 主分类号 H05K3/46
代理机构 代理人
主权项
地址
您可能感兴趣的专利