| 摘要 |
A self-checking combinational logic counter providing three predicted parity change bits. One of the bits is derived by logic independent of the counting logic, the other two bits being derived by logic dependent upon the operation of the counting logic. The three bits are compared to detect a match indicating an accurate prediction of a parity change or retention of original parity.
|
