发明名称 Method and apparatus to lower operating voltages for memory arrays using error correcting codes
摘要 A method comprising running an error correction code on data and storing the data and the result of the error correction code in memory, running an error correction code on the data when it is read from the memory, comparing the results of the error correction codes on the data from before and after the memory, correcting errors when the comparator determines a difference in the results of the error correction codes and lowering the operating voltage of the memory array while using the error correction.
申请公布号 US7581154(B2) 申请公布日期 2009.08.25
申请号 US20050174003 申请日期 2005.06.30
申请人 INTEL CORPORATION 发明人 RAI NIVRUTI;KUMAR ANSHUMALI;BURTON EDWARD;TYAGI SUNIT;MILLER JEFFREY L.
分类号 G11C29/00 主分类号 G11C29/00
代理机构 代理人
主权项
地址