摘要 |
A circuit for providing an OR function on the outputs of at least two MOS logic circuits. The circuit has an output node capable of being in a first or second logic state and being responsive to a first or second path. The first path includes multiple WIRED-OR logic circuits which function as an OR gate on the outputs of MOS logic circuits. The results of the operation cause the architecture output to transition into the first state. The second path is skewed for the second state, such that the transition into the second state occurs fast. Thus, the transition of the output node from the second state to the first state and vice versa is provided by one path, such that the overall ORing function occurs faster.
|