METHOD AND SYSTEM FOR ENHANCED EFFICIENCY OF DATA TRANSFERS FROM MEMORY TO MULTIPLE PROCESSORS IN A DATA PROCESSING SYSTEM

摘要

A method and system for the enhanced efficiency of data transfers from memory to multiple processors in a data processing system. Each of the multiple processors has an associated buffer for storing data transferred via a common bus which couples the processors and memory together. Each of the multiple processors continually monitors the common bus and is capable of asserting a selected control signal in response to an attempted activity of another one of the multiple processors which would violate data coherency within the data processing system during a particular period of time following the attempted activity. Data is transferred from memory to a buffer associated with one of the multiple processors and stored in the buffer in response to a request from the processor associated with the buffer prior to expiration of the particular period of time and prior to a determination of whether or not this transfer will result in a possible data coherency problem. The common bus is continually monitored during the particular period of time. Transfer of the data from the buffer to the processor is prohibited in response to a presence on the common bus of the selected control signal prior to expiration of the particular of time. Transfer of the data from the buffer to the processor is permitted in response to an absence on the common bus of the selected control signal.