发明名称 TESTING CIRCUIT FOR SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE
摘要 PURPOSE: To easily and speedily detect failure of flipflops, and reduce a delivery period of a semiconductor integrated circuit device. CONSTITUTION: A generation circuit 1 generates plural test data TD1, TD2 to be supplied to plural flipflops 3a, 3b. A supply circuit 2 supplies the generated test data TD1, TD2 to the flipflops 3a, 3b which correspond to the test data TD1, TD2. A determination circuit 4 determines failure of the flipflops 3a, 3b based on the test data TD1, TD2 supplied to the flipflops 3a, 3b, and output data D01, D02 outputted from the flipflops 3a, 3b in accordance with the test data TD1, TD2.
申请公布号 JPH08105945(A) 申请公布日期 1996.04.23
申请号 JP19940243132 申请日期 1994.10.06
申请人 FUJITSU LTD;FUJITSU VLSI LTD 发明人 SHINDO YASUHIRO
分类号 G01R31/28;G06F11/22;H01L21/66;H01L21/82;H01L21/822;H01L27/04 主分类号 G01R31/28
代理机构 代理人
主权项
地址