发明名称 FAULT MODE RELEASE METHOD
摘要 <p>PROBLEM TO BE SOLVED: To improve the operation speed and operability of an LSI by easily releasing the fault mode of the LSI. SOLUTION: A signal for recognizing data given to an internal register as set data to be set to the internal data is given to a control terminal for distinguishing whether data given to an input terminal is transfer data or the set data to be set to the internal register controlling operation in normal time to release a fault mode. A control terminal has a hazard removing function and when a system clock is stopped, the control terminal has the hazard function released and operated asynchronously.</p>
申请公布号 JP2002014946(A) 申请公布日期 2002.01.18
申请号 JP20000194548 申请日期 2000.06.28
申请人 TOSHIBA MICROELECTRONICS CORP;TOSHIBA CORP 发明人 AKAIDA TETSUO;GOTO YUICHI
分类号 G06F1/32;G06F15/78;(IPC1-7):G06F15/78 主分类号 G06F1/32
代理机构 代理人
主权项
地址