发明名称 METHOD AND APPARATUS FOR MODULUS REDUCTION
摘要 A modulo reduction is performed on a value a represented as an ordered sequence of computer readable words. The lowest order words are eliminated by substituting an equivalent value represented by higher order words for each of the lower order words. The lowest order words are eliminated until the sequence has a word length corresponding to the modulus. Carries and borrows resulting from the substitution are propagated from lower order words to higher order words. Further reduction is performed to maintain the word length of the sequence to that of the modulus. The further reduction may be determined by examination of a carryover bit or may be performed a predetermined number of times without examination.
申请公布号 CA2741698(C) 申请公布日期 2016.06.07
申请号 CA20092741698 申请日期 2009.10.30
申请人 CERTICOM CORP. 发明人 LAMBERT, ROBERT JOHN
分类号 G06F7/72;G09C5/00;H04L9/30 主分类号 G06F7/72
代理机构 代理人
主权项
地址